



Features

- Advanced shielded-gate trench technology
- Super low $R_{DS(on)}$ and gate charge
- Green device available
- HBM: AEC-Q101-001: H1A (JESD22-A114-B: 1A)
- RoHS compliant with Halogen-free
- Qualified to AEC-Q101 Standards

HF



PDFN5×6-8L

Mechanical Data

- Case: PDFN5×6-8L
- Molding Compound: UL Flammability Classification Rating 94V-0
- Terminals: Matte tin-plated leads; solderability-per MIL-STD-202, Method 208

Ordering Information

Part Number	Package	Shipping Quantity	Marking Code
TBL120N10T-5DL8	PDFN5×6-8L	5000 pcs / Tape & Reel	120N10T

Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DS}	100	V
Gate-to-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ($T_C = 25^\circ\text{C}$)	I_D	57	A
Continuous Drain Current ($T_C = 100^\circ\text{C}$)		40	
Continuous Drain Current ($T_A = 25^\circ\text{C}$) *1		11	
Continuous Drain Current ($T_A = 100^\circ\text{C}$) *1		7.8	
Pulsed Drain Current ($t_p = 10\mu\text{s}$, $T_C = 25^\circ\text{C}$)	I_{DM}	243	A
Single Pulse Avalanche Energy ($L = 0.5\text{mH}$) *3	E_{AS}	27	mJ
Single Pulse Avalanche Energy ($L = 0.1\text{mH}$)		13	
Power Dissipation ($T_C = 25^\circ\text{C}$)	P_D	79	W
Operating Junction Temperature Range	T_J	$-55 \sim +175$	$^\circ\text{C}$
Storage Temperature Range	T_{STG}	$-55 \sim +175$	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	-	1.4	1.9	$^\circ\text{C/W}$
Thermal Resistance Junction-to-Air *1	$R_{\theta JA}$	-	35	50	$^\circ\text{C/W}$

Electrical Characteristics (@ $T_A = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit	
Static Characteristics							
V _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	100	-	-	V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80V, V _{GS} = 0V	-	-	1	μA	
I _{GSS}	Gate-Body Leakage Current	V _{GS} = ±20V, V _{DS} = 0V	-	-	±100	nA	
On Characteristics							
R _{DS(ON)}	Drain-Source On-resistance *2	V _{GS} = 10V, I _D = 20A	-	10.5	12	mΩ	
		V _{GS} = 4.5V, I _D = 20A	-	15	17	mΩ	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.8	2.6	V	
R _G	Gate Resistance	V _{GS} = 0V, f = 1MHz	-	5.7	-	Ω	
Dynamic Characteristics							
C _{ISS}	Input Capacitance	V _{GS} = 0V V _{DS} = 50V f = 150KHz	-	1800	-	pF	
C _{OSS}	Output Capacitance		-	550	-		
C _{RSS}	Reverse Transfer Capacitance		-	22	-		
Switching Characteristics							
t _{d(ON)}	Turn-on Delay Time *4	V _{DD} = 50V V _{GS} = 15V R _G = 3.3Ω I _D = 20A	-	10	-	ns	
t _r	Turn-on Rise Time *4		-	58	-		
t _{d(OFF)}	Turn-Off Delay Time *4		-	45	-		
t _f	Turn-Off Fall Time *4		-	11	-		
di/dt(on)	di/dt(on) Ruggedness			-	366	-	A/μs
dv/dt(on)	dv/dt(on) Ruggedness			-	0.65	-	V/ns
di/dt(off)	di/dt(off) Ruggedness			-	480	-	A/μs
dv/dt(off)	dv/dt(off) Ruggedness			-	3	-	V/ns
Q _G	Total Gate-Charge	V _{DD} = 50V	-	31	-	nC	
Q _{GS}	Gate to Source Charge	V _{GS} = 10V	-	6.1	-		
Q _{GD}	Gate to Drain (Miller) Charge	I _D = 20A	-	6.9	-		
Source-Drain Diode Characteristics							
V _{SD}	Diode Forward Voltage *2	I _{SD} = 20A, V _{GS} = 0V	-	0.9	1.2	V	
t _{rr}	Reverse Recovery Time	I _F = 20A, V _{GS} = 0V	-	47	-	ns	
Q _{rr}	Reverse Recovery Charge	di/dt = 100A/μs	-	63	-	nC	

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper
- The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- The E_{AS} data shows Max. rating. The test condition is $V_{DD} = 50V, V_{GS} = 10V, L = 0.5mH$
- Guaranteed by design, not subject to production

Ratings and Characteristics Curves (@ $T_A = 25^\circ\text{C}$ unless otherwise specified)




Fig 1 Power Dissipation




Fig 2 Drain Current




Fig 3 Typical Output Characteristics




Fig 4 On-Resistance vs. Drain Current and Gate Voltage




Fig 5 On-Resistance vs. Gate-Source Voltage




Fig 6 Body-Diode Characteristics




Fig 7 Normalized On-Resistance vs. Junction Temperature




Fig 8 Transfer Characteristics




Fig 9 Capacitance Characteristics




Fig 10 Gate-Charge Characteristics




Fig 11 Normalized Breakdown Voltage vs. Junction Temperature




Fig 12 Normalized $V_{GS(th)}$ vs. Junction Temperature




Fig 13 Safe Operating Area





Fig 14 Maximum transient thermal impedance

Package Outline Dimensions (Unit: mm)



PDFN5×6-8L		
Dimension	Min.	Max.
A	4.824	4.976
B	5.674	5.826
C	0.900	1.000
D	0.350	0.450
E	0.559	0.711
F	0.574	0.726
G	1.250	1.290
H	0.424	0.576
I	1.190	1.390
J	0.154	0.354
K	5.974	6.126
L	4.944	5.096
M	3.910	4.110
N	3.375	3.575

Mounting Pad Layout (Unit: mm)

PDFN5×6-8L

